

Development of passivating contacts using cost-competitive deposition method for high-efficiency silicon solar cells


Audrey Morisset¹, Christophe Allebé², Antoine Descoeudres², Julien Hurni¹, Sofia Libraro¹, Ezgi Genc¹, Franz-Josef Haug¹, Bertrand Paviet-Salomon² and Christophe Ballif^{1,2}

¹EPFL, Institute of Electrical and Microengineering (IEM), Photovoltaics and Thin Film Electronics Laboratory (PV-Lab), Maladière 71b, 2002, Neuchâtel, Switzerland

²CSEM, Sustainable Energy Center, Rue Jaquet-Droz 1, 2000 Neuchâtel, Switzerland

Context

- TOPCon* is the new mainstream silicon solar cell with conversion efficiencies > 25% in the industry¹
- LPCVD** is broadly used in the industry to deposit the poly-Si layer that passivates the rear side
- PVD*** is a promising alternative with potential for high throughput and simpler processing
- Within iPrecise and DELAPS projects we aim at integrating PVD poly-Si layers at the rear and front side of high-efficiency silicon solar cells



| | LPCVD | PVD |
|------------------------|--------|----------|
| Industrial | Yes | Yes |
| Asymmetric doping | No | Yes |
| Layer tunability | Low | High |
| Single side deposition | No | Yes |
| Production throughput | High | High |
| Hazardous gases | Yes | Optional |
| Vacuum | Low | High |
| Equipment cost | Medium | Medium |

**LPCVD: Low Pressure Chemical Vapour Deposition


***PVD: Physical Vapour Deposition

*TOPCon: Tunnel Oxide Passivated Contact

1 – Integration of PVD poly-Si at the rear

- PVD poly-Si layers were optimized to find best compromise between passivation of the silicon substrate and charge carrier collection at the metal electrode
- The optimized layers were integrated at the rear side of TOPCon solar cells featuring a surface area of 244 cm². Efficiencies up to 22.8% could be obtained²
- Process is currently upscaled to an in-line PVD reactor to demonstrate its potential for industrial manufacturing

Process flow for solar cell fabrication:




In-line PVD reactor:




2 – Integration of poly-Si at the front

- To further improve the V_{oc} , a poly-Si passivating layer should also be integrated at the front
- To obtain a high V_{oc} without hindering the photo-generation of charge carriers, the front poly-Si must be patterned so that it remains thick only below the metal contacts
- Proof-of-concept solar cells where fabricated using a mask during deposition of the front poly-Si layer → efficiencies up to 21.7% could be obtained for 2x2 cm² devices³
- Current work is focused on development of a more industrial-friendly process for patterning the front poly-Si layer



| Eff. (%) | FF (%) | V _{oc} (mV) | J _{sc} (mA/cm ²) |
|----------|--------|----------------------|---------------------------------------|
| 21.72 | 79.7 | 711.2 | 38.32 |

Process considered for industrial patterning of front poly-Si:



Conclusion & Perspectives

- PVD is a promising deposition method to fabricate poly-Si passivating layers with high throughput and simple processing
- The integration of PVD poly-Si layers at the rear side of large area TOPCon devices enabled conversion efficiencies up to 22.8%
- Our current work is focused on upscaling the PVD process and integrating poly-Si layers at the front side of silicon solar cells

References

Y. Chen, et al., Prog Photovolt Res Appl. (2022) 1-11.
A. Ingenito et al., Solar Energy Materials and Solar Cells, 249 (2023) 112043.
F. Meyer et al., Solar Energy Materials and Solar Cells, 235 (2022) 111455.

Acknowledgements

The authors gratefully acknowledge funding within the OFEN projects “iPrecise” (Grant No. SI/502115-01) and “DELAPS” (Grant No. SI/502207-01).